Part Number Hot Search : 
M7020 AK8778 32421 CHPV1U 3TH41A HMC384 HT66F60A TZ20B
Product Description
Full Text Search
 

To Download 71M6103-IF Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  71m6103/71m6113/ 71m6201/71m6203/ 71m6601/71m6603 isolated sensor ics data sheet june 2011 v1.2 ? 2008 ? 2011 teridian semiconductor corporation 1 a maxim integrated products brand general description the 71m6103/71m6113/71m6201/71m6203/71m6601/71m6603 (71m6xxx) isolated sensor ics enable teridian?s 4 th - generation polyphase - metering 71m654x system s -on- chips ( socs ) to u se nonisolating sensors such as resistive shunts without the need for costly and nonlinear isolation transformers or cts. isolation is provided by low - cost pulse transformers that form a bidirectional digital communication link between the 71m654x and the i solated s ensor ics. the 71m6xxx i solated s ensor ics contain a 22 - bit delta - sigma adc, an amplifier with differential inputs, a precision voltage reference, a temperature sensor, and a supply voltage generator that is energized by power pulses provide d by the 71m654x. in conjunction with the 71m654x m etering socs, the i solated s ensor ics offer unprecedented bom cost reduction, immunity to magnetic tampering , and enhanced reliability for single - phase and polyphase applications. mpu rtc timers iadc0 vadc8 ( va) iadc 2 vadc9 (vb) xin xout rx tx tx rx com0...5 v3p3a v 3 p 3 sys vbat vbat_rtc iadc 4 vadc10 (vc) seg gnda gndd seg/dio dio ice c b a neutral load 8888.8888 pulses, dio ir amr power fault comparator modul- ator serial ports oscillator/ pll mux and adc lcd driver dio, pulses compute engine flash memory ram 32 khz regulator shunt current sensors power supply teridian 71m6543f/ 71m6543h temperature sensor vref iadc 6 battery pwr mode control wake-up neutral i 2 c or wire eeprom 9/17/2010 iadc1 iadc 3 iadc 5 iadc 7 rtc battery v3p3d battery monitor spi interface host lcd display resistor dividers pulse transformers 3x teridian 71m6xx3 note: this system is referenced to neutral 71m6xx3 71m6xx3 71m6xx3 } in* } ia } ib } ic *in = neutral current features ? 0.1% accuracy over 2000:1 current range ? exceeds iec 62053/ansi c12.20 standards ? compatible with s hunt resistors as low as 50 ? ? on - chip temperature sensor enables localized digital temperature compens a tion by the 71m654x ? 22- bit adc ? powered from the 71m654x using pulses sent through the transformer ? 3.3 mw typical consumption ? on - chip power monitoring ? industrial temperature range ? 8 - pin lead(pb) - free so package 19 - 57 04 ; rev 6 /1 1
pds_6xxx_010 71m6xxx data sheet v1.2 ? 2008 ? 2011 teridian semiconductor corporation 2 table of contents 1 hardware description ............................................................................................................ 4 2 functional description .......................................................................................................... 4 3 application s information ....................................................................................................... 5 3.1 product selection .................................................................................................................. 5 3.2 external components for the 71m6xxx ................................................................................ 6 3.2.1 current sensor side .................................................................................................... 6 3.2.2 pu lse transformer ....................................................................................................... 6 3.3 connections to sensors and to the 71m654x ...................................................................... 7 3.4 pcb layout considerations ................................................................................................. 9 3.5 compatibility with the 71m654x .......................................................................................... 10 4 specifications ...................................................................................................................... 11 4.1 absolute maximum ratings ................................................................................................ 11 4.2 recommended external components ............................................................................... 11 4.3 recommended operating conditions ................................................................................ 11 4.4 performance specifications ............................................................................................... 12 4.4.1 supply current .......................................................................................................... 12 4.4.2 power and data pulses ............................................................................................. 12 4.4.3 vcc voltage monitor ................................................................................................. 12 4.4.4 temperature sensor .................................................................................................. 12 4.4.5 vr ef performance specifications ............................................................................. 13 4.4.6 adc converter .......................................................................................................... 14 4.5 typical performance data .................................................................................................. 15 4.6 package outline drawing ................................................................................................... 16 4.7 ic pinout .............................................................................................................................. 17 4.8 pin description .................................................................................................................... 17 5 ordering information ........................................................................................................... 18 6 related information ............................................................................................................. 18 7 contact information ............................................................................................................. 18
pds_6xxx_010 71m6xxx data sheet v1.2 ? 2008 ? 2011 teridian semiconductor corporation 3 figures figure 1: block diagram .......................................................................................................................... 4 figure 2: external components connected to the 71m6xxx ..................................................................... 7 figure 3: current sensors connected to the 71m6541d/f using one 71m6x01 ....................................... 8 figure 4: current sensors connected to the 71m6543f/h or 71m6545/h with three 71m6xx3 ................ 9 figure 5: copper separation and signal traces for a polyphase pcb .................................................... 10 figure 6: wh error at room temperature (71m6203, 100a/0.1a, 60hz/240v ac) ................................. 15 figure 7: varh error at room temperature (71m6203, 100a/0.1a, 60hz/240v ac) ............................. 15 figure 8: soic - 8 package outline ......................................................................................................... 16 figure 9: pinout for 8 - pin so package .................................................................................................. 17 tables table 1: remote interface commands ..................................................................................................... 5 table 2: product variations ...................................................................................................................... 6 table 3: absolute maximum ratings ...................................................................................................... 11 table 4: recommended external components ...................................................................................... 11 table 5: recommended operating conditions ....................................................................................... 11 table 6: supply current performance specifications .............................................................................. 12 table 7: timing specifications for power and data pulses ..................................................................... 12 table 8: vcc voltage monitor specifications ......................................................................................... 12 table 9: temperature sensor specifications .......................................................................................... 12 table 10: vref performance specifications .......................................................................................... 13 table 11: adc converter specifications ................................................................................................ 14 table 12: pin description ....................................................................................................................... 17 table 13: product variations .................................................................................................................. 18 table 14: packaging information, corresponding ce codes, and ordering numbers ............................. 18
pds_6xxx_010 71m6xxx data sheet v1.2 ? 2008 ? 2011 teridian semiconductor corporation 4 1 hardware description the 71m6103/71m6113/71m6201/71m6203/71m6601/71m6603 (71m6xxx) r emote s ensor ic s integrate all functional blocks required to implement a n isolated front - end with digital communication capability . figure 1 shows the 71m6xxx ic block diagram. the chip includes the following : ? p reampli fier with a fixed gain ? 22- bit d elta -s igma adc ? adc v oltage reference ? t emperature sensor ? vcc monitor ? power - on reset circuitry ? b idirectional pulse interface ? active rectifiers for supply - voltage generation from the power pulses provided by the 71m 654x ? d igital control section providing control registers for the selection of operation modes sp sn pll pulseio secondary active recti- fiers gnd vcc rd_data digital section inp inn adc adc_clk adc_out band gap chop + ibias temp/vcc monitor otp memory buffer vref vbias test data_in[15:0] cross vcc wr_data power on reset reset rd_clk vdd rd_data preamp + - - primary 1:1.1 to 71m654x shunt fig ure 1 : block diagram 2 f unctional d escription during normal operation, the sp and sn pin s of the 71m 6xxx are connect ed to the pulse transformer. when pll_fast = 1 in the 71m654x, p ower pulses generated by the 71m 654x arrive every 610.35ns. the pll in the 71m 6xxx locks to these incoming power pulses. the communication between the 71m 654x and the 71m 6xxx is synchronized to the multiplexer frames of the 71m 654x . the com munication protocol is teridian - proprietary , and det ails are not described in this data sheet. all aspects of the communication between the 71m 654x and the 71m 6xxx are managed on the hardware level and they are completely transparent to the user. the communication interface can run at two different data rat es . power pulses are generated every 610.35ns if the pll_fast register in the 71m 654x is set to 1, and every 1.905 s if pll_fast is set to 0. the power pulses are 101.7ns wide with pll_fast = 1, and 160ns wide with pll_fast = 0.
pds_6xxx_010 71m6xxx data sheet v1.2 ? 2008 ? 2011 teridian semiconductor corporation 5 t he 71m 6xxx i solated s ensor s provide a continuous data stream of adc data plus an independent data stream that contains auxiliary information as requested by the 71m 654x . the adc data is processed by ce code in the 71m 654x a nd stored in ce ram. auxiliary information is processe d by th e mpu of the 71m 654x using i/o ram registers. b asic settings and functions of the 71m 6xxx can be controlled by various i/o ram registers in the 71m 654x . the command sent towards the 71m 6xxx is placed in the rcmd[4:2] register of the 71m 654x , with f urther specifica tion contained in the tmuxrn[2:0] register. refer to the 71m 654x data sheets for details. table 1 shows the allowable combinations of values in rcmd[4:2 ] a nd tmuxrn[2:0 ] , and the achieved operation along with the type and format of dat a sent back by the 71m 6xxx i solated s ensor s . table 1 : remote interface commands rcmd[4: 2] tmuxrn[2:0] read operation /command r6k_rd [15:0 ] 001 00x chip - characteristic temperature data trimt (see note), use bits [8:1] 001 01x trimbg c (see note), use bits [15:6] 001 10x trimbga (see note), use bits [15:8] 001 11x trimbg b bits [15:8], trimbgd bits [7:0] (see note) 010 00x temperature output of the temperature sensor, bits [10:0] 010 01x supply voltage supply voltage measurement , bits [7:0] 010 10x chip version chip version code, use bits [15:8] 110 111 reset ? note: trimbga to trimbgd and trimt are values used for characterizing the individual 71m6xxx over temperature. availability of trimbga to trimbgd and trimt depends on the part number (see table 10 for details) . the remote interface commands listed in table 1 enable the 71m654x to gather the following information from the 71m6xxx: ? output of the temperature sensor ? information on how the device is characterized over temperature ? supply voltage ? chip v ersion code the control commands listed in table 1 enable the 71m 654x to initiate the following actions in the 71m 6xxx : ? read the 71m6xxx temperature sensor ? read the 71m6xxx v cc sensor ? hardware reset with hardware and temperature characterizat ion information on each connected 71m 6xxx i solated s e nsor available to the 71m 654x host mpu , temperature compensation of the energy measurement can be implemented based on the individual temperatur e characteristics of the 71m 6xxx i solated s ensors. for example, when the 71m 6xxx are used in a polyphase meter containing three shunt resistors, the temperature increase in each 71m 6xxx can be monitored and used to compensate for the temperature coefficient of the 71m6xxx vref and the corresponding shunt r esistor . 3 a pplication s i nformation 3.1 product selection a low - noise differential - input preamplifier applies gain to the signal from the current sensor to the optimal input range of the adc. the current sensor is connected to the inputs of the preamplifier thr ough inp and inn. the output of the preamplifier connects directly to the input of the adc. see 5 ordering information for available part types. s hunt resistances from 736 ? to as low as 5 0 ? can be accommodated , depending on desired current range and part type .
pds_6xxx_010 71m6xxx data sheet v1.2 ? 2008 ? 2011 teridian semiconductor corporation 6 t he shunt resistance must be balanced with the maximum current range of the part type, as shown in table 2 . various combinations of current range s and shunt resistance values a re possible. however, the shunt resistance for a given current has to be chosen carefully as not to exceed the maximum rms voltage at the inp/inn pins of the 71m 6xxx . t he maximum wattage of the shunt resistor is another consid eration that applies to the re sistance range of the shunt . table 2 : product variations part application 1 maximum current (a) accuracy class 2 (%) maximum rms voltage at inp/inn (mv) maximum shunt resistance 3 ( ?) shunt power 4 (w) typical shunt resistance 5 ( ?) 71m6601 s 60 1 44 736 1.44 400 71m6603 p 1 71m6103 p 100 1 19.6 196 1.2 120 71m6113 0.5 71m6201 s 200 0.2 12.6 63 2.0 50 71m6203 p 0.2 note 1: s = single phase, p = polyphase . note 2: accuracy over temperature ( - 40c to +85c for 71m620x parts, - 20c to +60 for all other parts), when combined with 71m654x or 71m654xh ic . note 3: maximum resistance at maximum current . note 4: power at maximum current and typical shunt resistance . note 5: typical resistance values provide room for o verhead while maintaining optimum dynamic range . the inputs of the preamplifier are referenced to local ground ( the gnd pin of the 71m 6xxx ). this means that in an isolated system, the inp and inn pins have to be biased towards this local gnd. see 3.2.1 current sensor side for details. 3.2 exte rnal components for the 71m 6xxx 3.2.1 current sensor side figure 2 shows the external components required for the 71m 6xxx . it is recommended to use the following components: ? 1.0 f capacitor between the gnd and vcc pins. this capacitor minimizes the vcc rippl e voltage. ? one 1k ? resistor each from the sensor output pins to gnd. these resistors help to bias the input voltage at the inp and inn pins towards gnd. ? in environments where emc is a concern, ferrite beads can be placed between the sense pins of the shunt resistor and the inp/inn pins of the 71m 6xxx . 3.2.2 pulse transformer a low - cost pulse transformer is used for the link between the 71m 654x and the 71m6xxx . it is the responsibility of the meter system designer to qualify the transformer used in the system over the required operating temperature range. the following commercially available transformer is suitable for this application: ? wrth electronics midcom inc. , p/n 750 -11-0056 rev 2 ( www.midcom - inc.com )
pds_6xxx_010 71m6xxx data sheet v1.2 ? 2008 ? 2011 teridian semiconductor corporation 7 current shunt sensor pulse transformer teridian 71 m 654 x teridian 71 m 6 xxx v c c g n d i n p i n n s p s n 1 k ? 1 k ? 1 . 0 f v 3 p 3 a v a i a p i a n load voltage sensing 8 2 3 4 5 6 7 1 r1 r2 c1 t e s t nc figure 2 : external components connected to the 71m 6xxx 3.3 connection s t o sensors and to the 71m 654x figure 3 show s the sensor connection s for single - phase meter application using a 71m6541 d/ f and 71m6x 0 1 . this single - phase configuration uses one local shunt and one shunt isolated with a 71m6x01 device . since the local shunt is connected to the line circuit, the meter is also referenced to the line circuit. figure 4 shows the sensor connections for a polyphase meter application using a 71m6543f/h or 71m6545/h. this polyphase configuration uses three 71m6xx 3 to isolate the shunt sensors for the three phas es , while a locally connected fourth shunt sensor can be optionally used to sense neutral current. since the local shunt is connected to the neutral circuit, the meter is also referenced to the neutral circuit.
pds_6xxx_010 71m6xxx data sheet v1.2 ? 2008 ? 2011 teridian semiconductor corporation 8 mpu rtc timers iap va ibp xin xout rx tx tx rx com0...5 v3p3a v 3 p 3 sys vbat vbat_rtc seg gnda gndd seg/dio dio ice line neutral load 8888.8888 pulses, dio ir amr power fault comparator modul- ator serial ports oscillator/ pll mux and adc lcd driver dio, pulses compute engine flash memory ram 32 khz regulator shunt power supply teridian 71m6541d/f temperature sensor vref battery pwr mode control wake-up neutral i 2 c or wire eeprom ian ibn rtc battery v3p3d battery monitor spi interface host lcd display resistor divider pulse trans- former teridian 71m6x01 shunt line line note: this system is referenced to line 11/5/2010 figure 3 : current sensors connected to the 71m6541 d/ f using one 71m6x 0 1
pds_6xxx_010 71m6xxx data sheet v1.2 ? 2008 ? 2011 teridian semiconductor corporation 9 mpu rtc timers iadc0 vadc8 ( va) iadc 2 vadc9 (vb) xin xout rx tx tx rx com0...5 v3p3a v 3 p 3 sys vbat vbat_rtc iadc 4 vadc10 (vc) seg gnda gndd seg/dio dio ice c b a neutral load 8888.8888 pulses, dio ir amr power fault comparator modul- ator serial ports oscillator/ pll mux and adc lcd driver dio, pulses compute engine flash memory ram 32 khz regulator shunt current sensors power supply teridian 71m6543f/ 71m6543h temperature sensor vref iadc 6 battery pwr mode control wake-up neutral i 2 c or wire eeprom 9/17/2010 iadc1 iadc 3 iadc 5 iadc 7 rtc battery v3p3d battery monitor spi interface host lcd display resistor dividers pulse transformers 3x teridian 71m6xx3 note: this system is referenced to neutral 71m6xx3 71m6xx3 71m6xx3 } in* } ia } ib } ic *in = neutral current figure 4 : current sensors connected to the 71m6543 f/h or 71m6545 /h with three 71m6 x x 3 3.4 pcb layout considerations t o limit emissions and susceptibility to electromagnetic and magnetic fields, the signal wiring between the shunt resistors and the 71m 6xxx should be as short as possible and should consist of tightly twisted pair cable. similarly, the pcb traces between the 71m 6xx x and the 71m 654x should be routed as short as possible and should be surrounded by grounded copper structures. the trace pairs should be routed as close to each other as permitted by the pcb manufacturer. the copper separation (gap) between the shunt side and the 71m 654x side of the signal transformer should be as wide as permitted by the footprint of the transformer, as shown in figure 5 .
pds_6xxx_010 71m6xxx data sheet v1.2 ? 2008 ? 2011 teridian semiconductor corporation 10 figure 5 : copper separation and signal traces for a poly p hase pcb 3.5 compatibility with the 71m 654x the 71m 6xxx i solated s ensor ics are designed to be operated in conjunction with the 71m 654x e nergy - m etering ics. operation of the 71m 6xxx i solated s ensor ics requires a 71m 654x ic with ce code capable of interfacing with the 71m 6xxx . ce codes written for operation with cts do not work w ith the 71m 6xxx . the 71m 6xxx i solated s ensor ics are not arbitrarily inter changeable. each type of the 71m 6xxx must be matched with its corresponding ce code in the 71m 654x per table 14 . a 71m 6xxx r emote s ensor ic generate s unpredictable results when paired with a ce code for a different part number. all 71m 6xxx i solated s ensor ics used in a polyphase system must be of the same part number. signal traces isolation gap trans formers
pds_6xxx_010 71m6xxx data sheet v1.2 ? 2008 ? 2011 teridian semiconductor corporation 11 4 s pecifications 4.1 a bsolute m aximum r atings table 3 shows the absolute maximum ranges for the device. stresses beyond absolute maximum ratings may cause permanent damage to the device. these are stress ratings only and functional operation at these or any other condition s beyond those indicated under recom mended operating conditions ( 4.3 recommended operating conditions ) is not implied. exposure to absolute maximum rat ings conditions for extended periods may affect device reliability. all v oltages are with respect to gnd . table 3 : absolute maximum ratings supplies and ground pins: vcc - 0.5v to 4.6v gnd - 0.1v to +0.1v analog input pins: inp, inn, sp, sn - 10ma to + 10ma, - 0.5v to (vcc + 0.5v) temperature: operating junction temperature (peak, 100ms) +140c operating junction temperature (continuous) +125c storage temperature range - 45c to +165c soldering temperature (10s duration) +250c 4.2 recommended external components table 4 : recommended external components name from to function value units c1 vcc gnd bypass capacitor for supply 1.0 f r1, r2 sensor gnd to establish proper bias for inp/inn pins 1 k? 4.3 r ecommended operating c onditions table 5 : recommended operating conditions parameter conditions min typ max units vcc supply voltage 2.5 3.6 v operating temperature range - 40 +85 ? c
pds_6xxx_010 71m6xxx data sheet v1.2 ? 2008 ? 2011 teridian semiconductor corporation 12 4.4 p erformance s pecifications unless otherwise specified, all parameters listed in this section are valid over the recommended operating conditions provided in table 5 . 4.4.1 s upply c urrent table 6 : supply current performance specifications parameter conditions min typ max units vcc current, normal operation vcc = 3.3v 0.77 1.05 ma 4.4.2 power and data pulses table 7 : timing specifications for power and data pulses parameter conditions min typ max units pulse frequency normal operation 1.638 mhz 71m654x ( pll_fast = 0) 0.5249 4.4.3 v cc voltage monitor table 8 : vcc voltage monitor specifications parameter conditions min typ max units bnom: nominal value, t a = +22 c vcc = 3.2v 138 lsb vcc voltage ( note: this is a definition ? it is not a measured quantity.) vcc = 3 .195 + (bsense - 138) x 0.0246 + stemp x 0.000104 v be: measurement error vcc = 3 .195 + (bsense - 138) x 0.0246 + stemp x 0.000104 vcc = 2.5v - 5 +5 % vcc = 2.8v to 3.6v - 5 +5 4.4.4 temperature sensor table 9 : temperature sensor specifications parameter conditions min typ max units tnom: nominal value, t a = +22 c vcc = 3.2v 870 lsb temperature equation for: 71m6601, 71m6603, 71m6103 and 71m6113 ( note: this is a definition ? it is not a measured quantity . ) temp = stemp x 0.33 - stemp 2 x 3e - 5 + 22 oc temperature equation for: 71m6201 and 71m6203 ( note: this is a definition ? it is not a measured quantity . ) if stemp < 0: temp = stemp x 0.33 - stemp 2 x 3e - 5 + 22 if stemp 0: temp = stemp x (63 / trimbga) + 22 ? c temperature error (note 1) temperature = - 40 c, - 10 c, +55 c, +85 c vcc = 2.8v to 3.6v - 5 +5 oc vcc = 2.5v to 2.79v - 6.5 +6.5 tetime: duration of temperature measurement vcc = 3.0v 15 30 ms note 1: guaranteed by design; not production tested.
pds_6xxx_010 71m6xxx data sheet v1.2 ? 2008 ? 2011 teridian semiconductor corporation 13 4.4.5 v ref performance specifications table 10 shows the perfor mance specifications for the adc reference voltage ( v ref ) . table 10: v ref performance specifications parameter conditions min typ max units vref output voltage 71m6201, 71m6203, 71m6113: t a = +22 c 1.193 1.195 1.197 v 71m6601, 71m6603, 71m6103: t a = +22 c 1.180 1.195 1.210 vref output impedance i load = 10 a, - 10 a on tmuxout 8 k? vref power - supply sensitivity : vref / vcc vcc = 2.8v to 3.6v - 1.5 +1.5 mv/v vcc = 2.5v to 3.6v - 2 +2 vref chop step (trimmed) vref(cross = 1) - vref(cross = 0) - 22 0 +22 mv vnom definition vnom(t) = vref(22) + (t - 22)tc1 + (t - 22) 2 tc2 v 71m6201 and 71m6203 (0.2% accuracy class) vnom temperature coefficients: tc1, tc2 tc1 = 0.0538 x trimt + 1.587(trimbgb - trimbgd) + 27.279 v/ c tc2 = - 0.433 - trimt x 0.000854 v/ c 2 vref(t) deviation from vnom(t) (note 1) 62 10 ) ( ) ( ) ( 6 t vnom t vnom t vref ? - 15 +15 ppm / c 71m6113 (0.5% accuracy class) vnom temperature coefficients: tc1, tc2 tc1 = 251 - trimt x 4.60 v/ c tc2 = - 0.433 - trimt x 0.000854 v/ c 2 vref(t) deviation from vnom(t) (note 1) 62 10 ) ( ) ( ) ( 6 t vnom t vnom t vref ? - 50 +50 ppm/ c 71m6601, 71m6603 , and 71m6103 (1% accuracy class) vnom temperature coefficients: tc1, tc2 tc1 = - 34.8 v/ c tc2 = - 0.599 v/ c 2 vref(t) deviation from vnom(t) (note 1) 45 10 ) ( ) ( ) ( 6 t vnom t vnom t vref ? - 100 +100 ppm/ c note 1: guaranteed by design; not production tested.
pds_6xxx_010 71m6xxx data sheet v1.2 ? 2008 ? 2011 teridian semiconductor corporation 14 4.4.6 adc converter table 11: adc converter specifications parameter condition s min typ max unit s input current inp and inn at gnd potential inp 22 a inn 22 thd (first 10 harmonics) v in = 65hz, 64kpts fft, blackman - harris window -85 db
pds_6xxx_010 71m6xxx data sheet v1.2 ? 2008 ? 2011 teridian semiconductor corporation 15 4.5 t ypical performance d ata figure 6 : wh error at room temperature (71m 6203, 1 00a / 0.1a , 60hz / 240v ac ) figure 7 : varh error at room temperature (71 m 6203, 100a/0.1a, 60hz/240v ac) - 0.5 - 0.4 - 0.3 - 0.2 - 0.1 0 0.1 0.2 0.3 0.4 0.5 0.1 1 10 100 90 150 varh polyphase load line with 150 ? shunt - 0.5 - 0.4 - 0.3 - 0.2 - 0.1 0 0.1 0.2 0.3 0.4 0.5 0.1 1 10 100 0 60 300 180 wh polyphase load line with 50 ? shunts
pds_6xxx_010 71m6xxx data sheet v1.2 ? 2008 ? 2011 teridian semiconductor corporation 16 detail a parting line 5 5 +3 -5 0.64 +0.25 -0.23 4.6 p ackage outline drawing controlling dimensions are in mm. figure 8 : soic -8 package outline bottom view side view see detail a end view top view 5.99 +0.21 -0.05 1.97 2.465 coo 10 4.93 -0.13 +0.05 4 0.41 +0.08 -0.06 9 1.27 bsc 0.33 0.08 x 45 1.63 +0.10 -0.08 0.15 +0.1 - 0.023 seating plane 1.47 +0.08 -0.07 3.94 +0.05 -0.13 0.20 +0.05 -0.01 4 8 3 length of terminal for soldering to substrate 5 formed leads are planar with respect to each other within 0.735 mm at seating plane. 8 10 country of origin location on package bottom is optional and depends on assembly location. package is compliant with jedec standard ms-012. reference datum 3 length and width are reference datums and do not include mold flash or protrusions, but include mold mismatch. measured at the mold parting line. protrusions do not exceed 0.1524 mm at end and 0.254 mm at window. 4 9 the appearance of pin #1 i.d. is optional. dimensioning and tolerances per ansi y14.5 m - 1982 notes:
pds_6xxx_010 71m6xxx data sheet v1.2 ? 2008 ? 2011 teridian semiconductor corporation 17 4.7 ic pin o ut vcc test sp sn gnd nc inp inn 1 2 3 4 5 6 7 8 figure 9 : pin o ut for 8 - pin so package 4.8 pin d escription table 12 : pin des cription pin name function 1 vcc supply voltage output. a 1.0 f capacitor to gnd should be provided. 2 sp positive bidirectional communication port for the c onnection of the pulse t ransformer 3 sn negative bidirectional communication port for the connection of the pulse transformer 4 gnd ground (local ground). the voltage at the inp and inn pins references to this pin. 5 nc no connection. no connections must be made to this pin. 6 inp positive analog input from sensor. this input must be biased towards gnd with a 1k ? resistor. 7 inn negative analog input from sensor. this input must be biased towards gnd with a 1k ? resistor. 8 test input used in factory for test purposes. this pin must be connected to gnd.
pds_6xxx_010 71m6xxx data sheet v1.2 ? 2008 ? 2011 teridian semiconductor corporation 18 5 o rdering i nformation table 13 : product variations part application rated current (a) max input voltage at inp - inn pins (mv) temp range ( c) t yp operating temp range ( c) recommended meter accuracy class ( %) max shunt resis tance ( ? ) 71m6601 1 - phase 60 44 - 40 to +85 -20 to +60 1 736 71m6603 3 - phase 71m6103 3 - phase 100 19.6 -20 to +60 1 196 71m6113 3 - phase 0.5 71m6201 1 - phase 200 12.6 - 40 to +85 0.2 63 71m6203 3 - phase table 14 : packaging information , corresponding ce codes, and ordering numbers part packaging 71m 654x ce code ordering number 71m6601 bulk equ0 -60 71m6601 - il/f 71m6601 tape and reel 71m6601 - ilr/f 71m6603 bulk equ5 -60 71m6603 - il/f 71m6603 tape and reel 71m6603 - ilr/f 71m6103 bulk equ5 -100 71m6103 - il/f 71m6103 tape and reel 71m6103 - ilr/f 71m6113 bulk equ5 -100 71m6113 - il/f 71m6113 tape and reel 71m6113 - ilr/f 71m6201 * bulk equ1 - 200, equ2-200 71m6201 - il/f 71m6201 * tape and reel 71m6201 - ilr/f 71m6203 * bulk equ5 - 200 71m6203 - il/f 71m6203 * tape and reel 71m6203 - ilr/f note: all devices are lead(pb) - free/rohs - compliant packages. * future product ? contact factory for availability. 6 related information the following documents related to the 71m 6xxx are available from teridian : 71m6543f/h data sheet 71m6541d/f - 71m6542f data sheet 71m6545 /h data sheet 7 contact information for technical support or more information about maxim products , contact technical support at www.maxim - ic.com/support .
pds_6xxx_010 71m6xxx data sheet maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a maxim product. no circu it patent licenses are implied. maxim reserves the right to change the circuitry and specifications without notice at any time. maxim integrated products, 120 san gabriel drive, sunnyvale, ca 94086 408-737-7600 ? 2011 maxim integrated products maxim is a registered trademark of maxim integrated products. revision history revision number revision date description pages changed 1.0 12/10 initial release ? 1.1 3/11 figure 1 , page 4 (transformer turns ratio 1:1.1) table 9 , page 12 table 14 , page 18 4, 12, 18 1.2 6/11 removed future status from the 71m6113 parts in table 14 18


▲Up To Search▲   

 
Price & Availability of 71M6103-IF

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X